KB2014038

Based on PCI 3.0 specification, the MSI enable bit is the bit 0 of “Message Control” register (MSI capability + offset 0x2). This “MSI Enable” bit is always being set to 0 on the failed systems.

Leave a Reply